Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/NXP Semiconductors/MIMXRT1064/TMR1/DMA1#0x0
Timer Channel DMA Enable Register
Input Edge Flag DMA Enable
Comparator Preload Register 1 DMA Enable
Comparator Preload Register 2 DMA Enable
Copyright 2016-2019 NXP All rights reserved.
SPDX-License-Identifier: BSD-3-Clause
https://github.com/cmsis-svd/cmsis-svd-data